

FIG. 4A








FIG. 4B












FIG. 6



```
module Example Embodiment (clk, clken, reset, phase, in, pwm);
     parameter WIDTH
parameter FACTOR
parameter PWMW
                                                = 24 ;
= 8 ;
                                                                                / Data path width
/ log2 of the divider in the ftr
/ The number bits in the PWM
/ Max index of bus
                                                = 4 !
                                                 = WIDTH - 1;
= (1 << MI);
      parameter MI parameter RST_TO
                                                                              // Reset state...
                                                                              // Main clock
// A clock enable qualifier: Fclk is
                                                 clk;
      input
      input
                                                 clken:
                                                                                    this enable expected to be about (16*32*Fs) = 24Mhz approx.
                                                                               / Initialize asynchronous
/ PWM Phase control
                                                 reset;
      input
     input [PWMW:0]
input [MI:0]
wire [MI:0]
                                                 phase;
                                                                              // The input audio data
// The input scaled to -1.16db (7/8)
// The output pwm bit
                                                 in:
                                                 sin;
      output
                                                 pwm;
      req
                                                 pwm;
      wiře
                                                                              // Internal asynchronous pwmbit
                                                 pwma;
                                                                             // Internal asynchronous pwindit
// Feedback quantity..
// Error signal from differencer
// Scaled error value
// Integrator in FB loop...
// The actual sum prior to clip
// Next state of clipped integrator
// Integrator
      wire
                                                 fb;
      wire [WIDTH:0] wire [MI:0]
                                                 ert:
                                                 serr;
      reg
              IMI : 0
                                                 int;
      wire (WIDTH: 0)
                                                 sum:
     wire [MI:0]
wire [MI:0]
                                                 nxt int;
                                                 nxt_int1;
                                                                              // Overflow and underflow bits
                                   force_all_one;
      wire
     ftr # (WIDTH, FACTOR) ftri (clk, clken, reset, pwma, fb);
// This is one example way to clip an integrator - namely, process one
// extra bit and look for a difference in the extra bit and the
      // sign bit like this.
      assign #3 sum = { serr[MI] , serr } + { int[MI] , int }; assign #0 force all one = sum[MI] & ~sum[MI+1]; // Hi => OVF assign #0 force all zero b = (sum[MI] | ~sum[MI+1]); // Lo => UFL // This next line forces the nxt_dout1 bus to all 1 if force_all_one
     err = sin - fb;
serr = {{4 {err[M]}}},err[M]:4]}
+ {{5 {err[M]}}},err[M]:5]};
      assign #1
                                                                                       //ie 1/16
// + 1/32
      assign #1
      always @ (posedge clk or posedge reset)
           if (reset)
               begin
                            <= RST TO;
                  pwm <= 1'b0:
                end
                else if (clken)
                begin
                     int
                           <= nxt int;
                 pwm <= pwma;
endmodule // Example_Embodiment
```

FIG. 7A



```
// This is an example cell that accepts a parallel input bus and creates the
// output PWM stream...
module pwm (clk, clken, reset, phase, in, out);
  parameter WIDTH
                          = 16:
                                            // Data path width
                                            // The number bits in the PWM
                          = 4:
  parameter PWMW
                          = WIDTH - 1;
                                            // Max index of bus
  parameter MI
                          = PWMW - 1;
                                            // Max index of phase bus
  parameter Pl
                           = ( (1 << PWMW) - 1); // Max phase count
   parameter PMAX
                                            // Main clock
                           cik;
  input
                                            // A clock enable qualifier: Fclk is
   input
                           ciken;
                                            // this enable
                                            // Initialize asynchronous
   input
                           reset;
                                            // The input state
  input [MI:0]
                           in:
                                            // The output state
  output
                           out;
   input [PWMW:0]
                           phase;
                                            // This is used to allow the clk to
                                            // run faster than the BRM so that
                                            // the multi levels are converted
                                            // to pulse widths. The MSB
                                            // controls the odd/even phase, the
                                            // other bits the PWM
  wire [PI:0]
                                            // Pulse width required...
                             pwm:
                                            //.. increment by one of above
  wire
                           pwmi;
                                            // Temporary - used in PWM...
  wire [PI:0]
                             sum;
                                            // Phase MSB is about to change
  wire
                           pmax;
                                            // Enable to the pdo
  wire
                           pdoe;
  // Asynchronously find when the phase MSB is about to change:
                           pmax = (phase[PI:0] == PMAX) ? 1 : 0;
  // Enable the pdo only when the phase MSB is about to change and
  // when the input is enabled - this generates the pdo clken signal:
                           pdoe = pmax & clken;
   assign
   // Modulate the input bus into the PWM Width using something
  // very similar to the pdo cell again, but note that this generates
   // an output bus of width PWM width (and note this only runs at a
  // fraction of the input clock rate)..
  pdow # (PWMW, WIDTH) pdop (clk, pdoe, reset, in, pwm, pwmi);
  // Now generate the pulse output by comparing the phase
  // count to the multi-bit output, however this comparison depends
  // upon the phase MSB.. Lisp code for reference:
  // (if (<= (if MSB (1+ phase) (- dith phase)) pwm) 1 -1)
  // A simple equivalent can be found by looking at the carry
   // output of the following expression:
   assign {out,sum} = ({{PWMW {phase [PWMW]}}} ^ phase[PI:0])
                   + pwm + pwmi;
  // Thus the output variable (out) is asynchronous - it occurs
  // shortly after the clock.
endmodule / / pwm
```



```
// This is an example filter cell for the Example_Embodiment application,
// which includes a single bit in the feedback input. It's a
// simple IIR single pole filter like this: y <= y + a(x-y) where a is
// 1/ (2^FACTOŘ)
module ftr (clk, clken, reset, in, out);
   parameter WIDTH
                         = 16:
                                          // Data path width
                                         // The log2 of the divider
  parameter FACTOR
                         = 9:
                         = WIDTH - 1;
  parameter Mi
                                          // Max index of bus
                                          // Main clock
   input
                         clk;
                                         // A clock enable qualifier: Fclk is
  input
                         clken;
                                         // this enable
                                         // Initialize asynchronous
  input
                         reset;
                                         // The input state
  input
                         in;
                                         // The output state
  output [MI:0]
                         out:
  reg [MI:0]
                         out:
  always @ (posedge clk or posedge reset)
     if (reset)
        begin
           out <= 0;
        end
     else if (clken)
        begin
           out <= out
                - {{FACTOR {out [MI]}}}, out [MI:FACTOR]}
             + {{ FACTOR+1 { ~in }}, { MI-FACTOR { in }}};
        end
endmodule / / ftr
```

FIG. 7C



```
======= PDOW CELL ============
// This cell is essentially a first order \Sigma\Delta modulator - it creates
// an output word (out) and a bit (inc) indicating the word should be
// incremented by one to minimize the noise. There is one other
// circumstance to attend to here - the 'in' may be clocked at
// a rate that differs from this clock so that the following registers the input on
// the enabled clock of this cell...
module pdow (clk, clken, reset, in, out, inc);
                                      // The number of bits that are
   parameter M = 4;
                             // "dithered"
                                      // The width of the input number
   parameter N = 16;
                                      // Max index needed in width N
   parameter NI = N - 1:
                                      // Max index needed in width M
   parameter MI = M - 1;
                                      // max index of the residue: this is
    parameter ME = NI - M;
                             // the max index of the quantity
                             // that is accumulated in the
                             // modulo N error accumulator
                                      // The amount to right shift the din
    parameter RS = N - M;
                             // bus
                                      // Main clock
                    clk;
    input
                                      // A clock enable qualifier: Fclk is
                    dken;
    input
                             11 this enable
                                       // Initialize asynchronous
                    reset;
    input
                                       // The input state
    input [NI:0]
                    in;
                                       // Registered input state
           [NI:0]
                    rin;
    reg
                                       // The output state
    output [MI:0]
                    out;
                                   // The SD bit itself
    output
                   inc;
                                       // The local state of the modulo n error
          [ME:0]
                    state;
    reg
                                       // next state of the modulo n error
    wire [ME:0]
                    state_nxt;
    // Just add the LSBs of the input to the running total in state,
    // allow state to overflow and keep track of the overflow bit in
    // the inc wire:
    assign {inc, state_nxt} = {1'b0, state} + {1'b0, rin[ME:0]};
    // The output is just the msbs that are not being accumulated in
    // the state, plus 1 if the state has overflowed - as indicated in
    // the inc bit...
    assign out = \{ \sim rin[NI], rin[NI-1:RS] \};
    // clock like this:
     always @ (posedge clk or posedge reset)
      if (reset)
       begin
        state <= 0;
               <= 0:
        rin
       end
      else if (clken)
       begin
         rin <= in:
         state <= state_nxt;
       end
  endmodule // pdow
```

FIG. 7D






FIG. 8






FIG. 9



